Abstract --This paper presents a monolithic reconfigurable step-down switched-capacitor (SC) power converter for selfpowered microsystems. The design features an efficient stepdown SC power stage with adaptive gain control and on-chip capacitor sizing. The adaptive gain control helps the converter maintain high efficiency continuously. Meanwhile, the sizeadjustable pumping capacitors allow the output voltage to be regulated at different desired levels, even with a constant by 50% duty ratio. The monolithic implementation effectively suppresses the switching noises and glitches caused by parasitic components resulting from traditional bonding, packaging, and PCB wiring. The design has been sent for fabrication with a 180-nm CMOS process. Post-layout fully-transistor based simulations show that the converter is capable of precisely providing a variable power supply V out from 0.9 to 1.65 V. It achieves a maximum efficiency of 89%, when V out is regulated at 1.65 V and at a switching frequency of 4 MHz.
I. INTRODUCTION Self-powered sensing devices and implantable medical microsystems have been proliferating in recent years. Such a device usually operates at ultra-low power level with assistance of a specially designed power management system. To achieve long operation lifetime and low system profile, monolithic system integration is rising to become very attractive in this scenario.
However, there are certain new design challenges in such a power system due to its unique operation environment and design specifications. Firstly, due to the instability of selfharvesting energy sources, such a device is mandated to operate under a wide input/output voltage range. As a result, it is much more difficult to maintain high efficiency than traditional designs with fixed input and output voltages [1] [2] [3] [4] . Secondly, while microelectronics technology can be further explored for system miniaturization, fully on-chip power management designs still face numerous technical difficulties. Thirdly, almost all the power conversion circuits for these applications are switching converters. Although these converters provide high efficiencies and flexible power conversions, they generate severe EMI noise and have bulky system profile, due to the employment of inductive components. Linear regulators are not preferred here because it is difficult to maintain high efficiency and stability over a large drop-out range. As potentially the best alternative to these applications, SC converters become very appealing.
However, similar to their switch mode counterparts, new architectures and control methods should be investigated in order to adapt to the new design challenges associated with variable output, large dynamic transient, and low noise.
In this paper, as a reference solution to the new design challenges, we propose a monolithic reconfigurable stepdown SC power converter with adaptive gain control and onchip capacitor sizing. The rest of the paper is organized as follows. In Section II, we address the details of system architecture and design strategy. Section III verifies our design ideas with transistor-based HSPICE simulations. Finally, we conclude this research in Section IV.
II. SYSTEM ARCHITECTURE & DESIGN STRATEGY
Ideally, if we assume there exists no power loss in the controller and power stage of a SC power converter, its efficiency can be computed as
Here, V in and V out are the respective input and output voltages. G represents the conversion gain. Eqn. (1) reveals that if V out is much lower than GV in , the efficiency is very low, even in the ideal case. This proves that if V in or/and V out need to vary within certain voltage ranges, it could be difficult to preserve high efficiency with a fixed conversion gain. For example, for a SC power converter with V in = 1.8 V and V out = 1.2 V, if V out drops to 0.8 V and the converter maintains the original topology for the conversion gain of 2/3, the highest possible efficiency would be 66.67%! We thus propose the adaptive gain control and on-chip capacitor sizing techniques to overcome this problem. The details are addressed as follows.
A. Adaptive Gain Control Scheme
The power stage of the proposed SC power converter is shown in Fig. 1(a) , which operates with a pair of complementary phases − ɸ and . Instead of using large capacitors and switches for a single fixed conversion gain implementation, we employ 4 pumping capacitors C 1 , C 2 , C 3 , and C 4 and 20 switches. This allows the converter to be reconfigured with 5 different conversion gains.
For instance, as depicted in Fig. 1(b) , with a fixed input V in , if V out needs to drop from V 5 to V 3 , the duty ratio should not be modulated since it would degrade the efficiency. Instead, the converter will be automatically reconfigured with a conversion gain change from G 5 to G 3 . 
TABLE I. SWITCHING SCHEMES AT DIFFERENT CONVERSION GAINS

Gain
Vout Switches that are on in ɸ Switches that are on in 3/5 ≤V1 S 1, S2, S4, S10 ~S12, S19 S 5, S7, S14, S16, S17, S20
2/3 V1~V2 S1, S2, S7, S9, S10, S16, S20 S3 ~ S5, S11, S12, S14, S17
3/4 V2~V3 S 1 ~ S3, S9 ~ S11 S 5, S15, S17, S18
4/5 V3~V4 S 1 ~ S4, S9 ~ S12 S 5, S15 ~ S17, S18, S20 1 V4~V5 S1, S2, S7, S8, S13 ~S16 S 3 ~ S6, S13 ~S16
More specifically, Table I elaborates the switching schemes for the converter's reconfiguration. Once the desired V out level is identified, the conversion gain is determined by the controller accordingly. The power switches will then follow the switching schemes in Table I to charge the pumping capacitor(s) and deliver the power to V out .
For example, if V out is desired to be regulated at 0.6V in , the most appropriate conversion gain would be 2/3. As illustrated in Fig. 2(a) , during ɸ, the power switches S 1 , S 2 , S 7 , S 9 , S 10 , S 16 , S 20 are turned on. This action charges up the pumping capacitors C 1 and C 2 . In the meanwhile, the charge accumulated in C 3 and C 4 is released to V out . During , the switches S 3 ~ S 5 , S 11 , S 12 , S 14 , S 17 are turned on, as shown Fig.  2(b) . Accordingly, C 3 and C 4 are charged up while C 1 and C 2 discharge the power to V out . Note that if C 1 =C 2 =C 3 =C 4 =C p , the voltage across the capacitors C 1 and C 2 (C 3 and C 4 ) will be equal to V in −V out (V out /2) at the end of ɸ, and be equal to V out /2 (V in −V out ) at the end of . When the SC power converter reaches the steady state, the total net charge difference on the pumping capacitors C 1 , C 2 , C 3 , and C 4 should be equal to the charge consumed by the loading resistor R L , meaning that ( )
Here, T is the switching cycle of the SC power converter. With C 1 =C 2 =C 3 =C 4 =C p , we obtain 
Thus, a step-down voltage conversion of 2/3 is achieved. 
B. On-Chip Capacitor Sizing
Eqn. (3) reveals that the output voltage V out of a SC power converter can be regulated to different levels, if the pumping capacitors C p are adjustable. This approach, compared to the duty ratio adjustment, benefits the converter with higher efficiency. Hence, in order to further improve the efficiency in the cases when the level change on V out is relatively smaller than those in Section II-A, an on-chip capacitor sizing technique is proposed.
A size-adjustable capacitor can be implemented with a series of small size unit capacitors and switches. Its final capacitance size is determined by status of switches and connections of unit capacitors. For example, if all the switches in Fig. 3(a) are turned on, an equivalent capacitance of C 1a +C 1b +C 1c +C 1d is achieved.
According to Table 1 and Fig. 1(b) , with 5 selected gain values, the biggest voltage gap (ΔV=V i -V i-1 , i=2, 3, 4, 5 ) between adjacent desired regulation voltages V i and V i-1 is 200 mV if the converter is designed with a 1.8-V input voltage, 800-Ω load, and 50% duty ratio. 4 sizable on-chip capacitors are thus implemented here to control the regulation error to be below 50mV. As illustrated in Fig. 3(a) , on-chip capacitor sizing "fine tunes" the regulation errors and thus helps to retain high efficiency. From the perspective of circuit implementation, with reference to Fig. 1(b) , the regulator cells I, II, III and IV are each implemented with 4 sub-cells. For example in Fig. 4 , Cell I actually consists of sub-cells I-a, I-b, I-c and I-d. These sub-cells employ a common topology but different sizes of switches and capacitors, tailored for different regulation voltage levels. Eventually, based on the common charge and discharge switching behaviors, they are grouped as A, B, C, D, as depicted in Fig. 5 . Such a grouping method ensures the most efficient chip area and layout routing. Fig. 4 Capacitor sizing in Cell I of Fig. 1(a) .
To illustrate the design idea, we consider the case when the conversion gain G 2 is 2/3 again. With reference to Fig.  3(b) and Eqn. (3), in order to allow the converter to regulate at the highest voltage in this region − V 23 , all the 16 sub-cells from I-a to IV-d function actively. As a result, the largest onchip capacitor is generated as the sum of total unit capacitors. If V out needs to drop to the next voltage level V 22 , all the subcells except those in the group D will stay active. Accordingly, the equivalent capacitance would be equal to the sum of total unit capacitance in the groups A, B and C. Similarly, if only one group A remains active with the topology of 2/3 gain, as shown in Fig. 3(b) , the lowest output voltage in the region V 20 would be achieved. Table I . As a parallel process, the on-chip capacitor controller determines the active groups of sub-cells shown in Fig. 5 , with a 2-bit control signal l 2 l 1 .
C. Closed-Loop System Implementation
The control signals are then sent to a control signal generator to activate the desired switching actions in the power stage. Fig. 6 Illustration of applying adaptive gain control and on-chip capacitor sizing to a variable-input constant-output SC power converter.
D. Design Extension to Variable-Input Constant-Output SC Power Converters
The proposed adaptive gain control and on-chip capacitor sizing techniques can also be applied to variable-input and constant-output converters. This is extremely attractive in the cases when an application has very unstable self-harvested input power source. The approach, similar to the one used in Section II-B, is illustrated in Fig. 6 . The only difference under this operation scenario is that the highest (lowest) gain and largest (smallest) pumping capacitors size are applied to the lowest (highest) input voltage to obtain a constant output voltage. For example, the lowest input V53 operates with the help of all the sub-cells and the highest gain G5. A slightly higher input voltage V52, will still employs the same power stage topology and thus the conversion gain, but all the subcells in the group D would be shut down to reduce the total on-chip capacitance III. SIMULATION RESULTS Fig. 7 Chip layout of the proposed design.
The proposed SC power converter is designed, simulated and fabricated with IBM 180-nm CMOS process. The layout is shown in Fig. 7 . The on-chip capacitor implementation not only saves on-chip pads and IC pins, and largely reduces the system volume, but also minimizes the parasitic components caused by bonding, packaging, and PCB wiring; especially the ESR, ESL and ESC. These parasitic components are major contributors to large switching noises in power converter designs. For instance, if just the bonding parasitic effect is considered, each gold bonding wire contributes 0.257-Ω ESR, 5.869-nH ESL, and 0.242-pF ESC for 5-mm length [6] . All the power stages and buffers are optimized at a load with equivalent resistance of 800 Ω. The simulation efficiency is shown in Fig. 8 . The output voltage varies from 0.9 to 1.65 V with a 1.8-V input voltage and a variable switching frequency from 4 MHz to 8 MHz. It achieves power efficiencies higher than 74% over the entire power range, with a maximum of 89% and the output V out is regulated at 1.65 V. To summarize this work, Table II compares this design with the prior arts. The proposed reconfigurable SC power converter demonstrates a more area and power efficient solution. 
IV. CONCLUSIONS
In this paper, we propose a new monolithic reconfigurable step-down SC power converter with adaptive gain control and on-chip capacitor sizing. The design features an efficient step-down SC power converter with multiple conversion gains and size-adjustable pumping capacitors, which are fully integrated on-chip to decrease the system volume and noise.
The number of I/O pins and on-chip bonding pads as well as parasitic components is significantly reduced. The design provides a high performance solution to monolithic power supply designs for new-generation self-powered devices.
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